Abstract. We consider the problem of efficiently generating sequences in hardware for use in certain cryptographic algorithms. The conventional method of doing this is to use a counter. We show that sequences generated by linear feedback shift registers (LFSRs) can be tailored to suit the appropriate algorithms. For hardware implementation, this reduces both time and chip area. As a result, we are able to suggest improvements to the design of DES Cracker built by the Electronic Frontier Foundation in 1998; provide an efficient strategy for generating start points in time-memory trade/off attacks; and present an improved parallel hardware implementation of a variant of the counter mode of operation of a block cipher.
Introduction
Consider the following cryptologic algorithms which require the generation of a sequence of s-bit vectors.
Exhaustive Search: In this case, the search space consists of all elements of {0, 1} s and the algorithm must consider each element of this set. Exhaustive search algorithms like the DES Cracker [1] employ a high degree of parallelism. Hence, the requirement is to generate in parallel a set of pairwise disjoint sequences of s-bit vectors whose union is the set {0, 1} s . Time-Memory Trade-Off (TMTO): This is also a generic search method. The pre-computation phase of such algorithms require the generation of parallel independent (pseudo)-random sequences of s-bit values. Counter Mode of Operation: This is a mode of operation of a block cipher, which converts the block cipher into an additive stream cipher. In this mode of operation, one requires to generate a long non-repeating sequence of s-bit values.
The first two are cryptanalytic algorithms, while the third one is a cryptographic algorithm. Implementations of the above three algorithms use a counter to generate the required sequences. While this is intuitively simple, it is not the best possible option for hardware implementation.
In this paper, we explore the possibility of using sequences obtained from linear feedback shift registers (LFSRs) for the hardware implementation of the above algorithms. In each case, we show how LFSR sequences can be tailored for use in the respective algorithm. Replacing counters by LFSRs in hardware implementation has the following two advantages.
Time:
The next state of an LFSR can be obtained in one clock. For a counter, we need to add one to the current value. Addition requires much more time. We also show that parallel generation of pairwise disjoint subsequences can be done very efficiently. Chip Area: Implementing the next state function of an LFSR in hardware requires only a few XOR gates. In contrast, sophisticated carry-look-ahead adders require significantly more circuitry. Consequently, replacing adders by LFSRs will reduce the required chip area.
A combination of the above two effects can lead to a significant improvement in price-performance ratio. This leads us to suggest changes to the DES Cracker [1] which simplify the design as well as reduce the time; to provide an efficient strategy for generating start points in hardware implementation of TMTO algorithms; and finally, to present a new variant of the classical counter mode of operation of a block cipher. This new variant has a more efficient parallel hardware implementation.
Related Work: The DES Cracker [1] is the most famous implementation of special purpose cryptanalytic hardware. Descriptions of hardware implementations of TMTO algorithms can be found in [9, 12] . The first work to suggest the use of LFSRs in exhaustive key search was by Wiener [13] . (This fact was pointed out to us by David Wagner.) In [13] , Wiener described a detailed design for a special purpose hardware for cracking DES. The suggestion for generating candidate keys was to use an LFSR having g(x) = x 56 + x 7 + x 4 + x 2 + 1 as the primitive characteristic polynomial. The generation of keys starting from a key k was to use the sequence k, kx mod g, kx 2 mod g and so on. The idea of using parallel LFSR sequences was suggested by Goldberg and Wagner [5] and was used by them in 1996 for an FPGA-based DES keysearch engine. In view of the above works by Wiener [13] and Goldberg-Wagner [5] , we find it surprising that the design of the DES cracker used counters instead of LFSRs. As suggested in this paper, the design would certainly have improved if LFSRs had been used for key generation instead of counters.
We would like to mention that the mathematics required for generating parallel LFSR sequences is quite standard (as mentioned in [5] ). In this paper, we simply provide explicit details of this method. Our main point is that parallel LFSR sequences have several cryptologic applications. We have provided three but perhaps there are more. In the future, it might be worthwhile to look for further applications.
The work in [10] also suggest the use of LFSRs in TMTO algorithm. However, the suggestion in [10] is to use LFSR for function generation, whereas, our work considers the use of LFSRs for start point generation.
LFSR Preliminaries
A binary linear feedback shift register (LFSR) of length s is an s-bit register. Let at time t ≥ 0, the content of stage i be a t i ∈ {0, 1} for 0 ≤ i ≤ s−1. Then the state at time t is given by the vector S t = (a
0 ). The state at time t+1 is given by the vector S t+1 = (a
0 . The values c 0 , . . . , c s−1 are constant bits and the polynomial p(x) = x s ⊕ c s−1 x s−1 ⊕ c s−2 x s−2 ⊕ · · · ⊕ c 1 x ⊕ c 0 over GF (2) is called the connection polynomial of the LFSR. The behaviour of an LFSR is described by the sequence S 0 , S 1 , . . . of s-bit vectors and is completely determined by the state S 0 and the polynomial p(x).
Below we highlight some features of LFSRs which are relevant to our work. See [7, 8] for more details and theory of LFSR sequences, including non-binary LFSRs. Additionally, we would like to point out that even though we consider only LFSRs in this paper, our ideas carry over in a straightforward manner to other linear finite state machines like cellular automata.
Maximal length LFSR:
It is well known that if p(x) is a primitive polynomial, then for any non-zero s-bit vector S 0 , the sequence S 0 , S 1 , S 2 , . . . , S 2 s −2 consists of all the 2 s − 1 non-zero s-bit vectors. An LFSR which has this property is called a maximal length LFSR. The number of primitive polynomials of degree s over GF (2) is given by the expression φ(2 s − 1)/s, where φ(i) is the Euler totient and is defined to be the number of positive integers less than i and co-prime to i. The expression φ(2 s − 1)/s is almost as large as 2 s and hence there are a large number of maximal length LFSRs of a certain degree. Further, maximal length LFSR sequences satisfy certain well defined pseudorandomness properties and hence such sequences are used in generating test vectors.
Matrix representation: There is another way to view an LFSR sequence, which will be useful to us later. The next state S t+1 is obtained from state S t by a linear transformation and hence we can write S t+1 = S t M , where M is an s × s matrix whose characteristic polynomial is p(x). Extending this, we can write S t = S 0 M t . Thus, knowing M t , we can directly jump from S 0 to S t without going through the intermediate states. For any fixed value of t < 2 s − 1, computing the matrix exponentiation M t can be done using the usual square and multiply method and requires at most 2 log t ≤ 2s matrix multiplications. Appropriate addition chain heuristics can speed up the computation. Later we will apply this idea for parallel generation of subsequences of the sequence S 0 , S 1 , . . . , S 2 s −2 .
Implementation: Implementing an LFSR in hardware is particularly efficient. Such an implementation requires s flip-flops and wt(p(x)) − 1 many 2-input XOR gates, where wt(p(x)) is the number of non-zero coefficients in p(x). With this hardware cost, the next s-bit state is obtained in one clock. For maximal length LFSR, one requires p(x) to be primitive. It is usually possible to choose p(x) to be of very low weight, either a trinomial or a pentanomial. Thus, an s-bit maximal length LFSR provides a fast and low cost hardware based method for generating the set of all non-zero s-bit vectors. Software generation of an LFSR sequence is in general not as efficient as in hardware. On a machine which supports w-bit words, the next s-bit state of an LFSR can be obtained using (wt(p(x)) − 1)s/w XOR operations (see [3] ).
LFSRs versus Counters
The set of all s-bit vectors can be identified with the set of non-negative integers less than 2 s . In certain cryptologic algorithms, the requirement is to generate a sequence of non-negative integers with the only condition that no value should repeat. One simple way of doing this is to generate integers 0, 1, 2, . . . using a counter. While intuitively simple, this is not the only method of generating non-repeating sequence. One can use an s-bit maximal length LFSR to generate the sequence S 0 , S 1 , . . ., which is also non-repeating. We next discuss the relative advantages of LFSR and counter sequences with respect to hardware implementation.
Implementing a counter which can count from 0 upto 2 s − 1 requires an s-bit register and an adder. The task required of the adder is to add one to the current state of the register. Due to carry propagation, the simplest adder implementation will require s clocks in the worst case (and s/2 clocks in the average case) to generate the next value. More sophisticated carry-look-ahead adders can reduce the number of clocks but the circuitry becomes significantly more complicated and costlier. In contrast, for LFSR sequences, apart from the s-bit register, we require only wt(p(x)) − 1 many 2-input XOR gates and the next s-bit state is obtained in one clock cycle.
Another advantage is that of scalability. The main cost of implementing an LFSR is the register and the interconnections. The number of XOR gates can usually be taken to be either two or four and can be assumed to be less than ten for all values of s. Thus, the cost of implementing an LFSR scales linearly with the value of s. On the other hand, the cost of implementing an adder circuit scales quadratically with the value of s.
Hence, using an LFSR in place of a counter leads to significantly lower hardware cost and also provides a faster method of generating a non-repeating sequence. Additionally, for certain applications, the requirement is to generate a pseudorandom sequence of non-negative integers. In such cases, the only option is to use an LFSR sequence.
Parallel Sequence Generation
Consider the following problem.
• Generate n parallel and pairwise disjoint sequences of s-bit strings such that the union of these n sequences is the set of all (non-zero) s-bit strings.
We provide a simple LFSR based strategy for solving the above problem. Let L = (s, p(x)) be an s-bit LFSR where p(x) is a primitive polynomial of degree s over GF(2). Let 2 s − 1 = τ × n + r = (τ + 1)r + τ (n − r) where 0 ≤ r < n. Let n 1 = n − r, n 2 = r and note that τ = 2 s −1 n . Let S 0 be any nonzero s-bit string and for t ≥ 1, we define S t = S 0 M t , where M is the state transition matrix of L. Further, let T 0 = S n 1 τ and for t ≥ 1,
. Define n sequences as follows.
. . .
The S sequences are of length τ , while the T sequences are of length τ ≥ τ . Note that,
consists of all non-zero s-bit vectors. This ensures that the sequences S 0 , S 1 , . . . , S n 1 −1 , T 0 , T 1 , . . . , T n 2 −1 are pairwise disjoint. Thus, we obtain a solution to the problem mentioned above. We now consider the problem of actually generating the sequences in hardware.
as its connection polynomial. The initial conditions for L 0 , . . . , L n 1 −1 are S 0 , S τ , . . . , S (n 1 −1)τ respectively and the initial conditions for L n 1 , . . . , L n−1 are T 0 , T τ , . . . , T (n 2 −1)τ respectively. At any point of time, the current states of the L i 's provide the current values of the S and the T sequences.
All the L i 's operate in parallel, i.e., they are all clocked together and hence the next states of the S and the T sequences are generated in parallel. The total hardware cost for implementing the n LFSRs consists of n × s flip-flops and n × (wt(p(x) − 1) many 2-input XOR gates. With this minimal hardware cost, the parallel generation of the S and the T sequences become possible.
Obtaining the initial conditions: We explain how to obtain the initial condition for the n LFSRs.
Once we know M 1 and M 2 it is easy to find all the S iτ 's and T jτ 's. Computing M 1 requires a matrix exponentiation which as mentioned before requires 2 log τ ≤ 2s many matrix multiplications. Obtaining M 2 from M 1 requires one matrix multiplication. After M 1 and M 2 have been obtained, computing the initial conditions require a total of n many vector-matrix multiplications. These initial conditions are obtained once for all in an offline phase. These are then pre-loaded into the LFSRs and do not need to re-computed during the actual generation of the parallel sequences.
Application 1: The DES Cracker
The data encryption standard (DES) was the industry standard block cipher from the mid-seventies to around the end of the nineties. The best attack on DES was implemented by a civil liberties group called the Electronics Frontier Foundation (EFF) in the year 1998 at a cost of around 200,000 USD (80,000 USD for man power + 120,000 USD for production). EFF built a special purpose machine called DES Cracker [1] for performing a ciphertext only exhaustive search attack on DES. The DES Cracker is given two ciphertexts which are encryptions of two English plaintext messages using the same secret key. The goal is to find the secret key. The DES cracker was able to find the secret key in about three and a half days.
In the the design of DES cracker, a computer drives 2 16 search units. The search units are parallel hardware units while the computer provides a central control software. The key space is divided into segments and each search unit searches through one segment. For each candidate key, a search unit does the following. Let k be the current candidate key. A search unit decrypts the first ciphertext using k and checks whether the resulting plaintext is "interesting". If yes, then it decrypts the second ciphertext using k and checks if it is also interesting. (The search unit considers a plaintext to be interesting if all its 8 bytes are ASCII.) If the both plaintexts are found to be interesting then the (key, plaintext) pair is passed to a computer to take the final decision. The search unit then adds one to k to obtain the next candidate key.
Recall that in DES, the message and cipher block size is 64 bits while the key size is 56 bits. In each search unit, a counter (and an adder) generates the candidate keys. A 32-bit counter is used to count through the bottom 32 bits of the key. The reason for using a 32-bit adder is that it is cheaper to implement than a 56-bit adder. The top 24 bits of the key are loaded onto the search unit by the computer. After completing 2 32 keys with a fixed value of the 24 bits, a search unit sends a signal to the computer. The computer stops the chip; resets the key counter; puts a new value in the top 24 bits; and the search starts once more with this new 24-bit value.
LFSR Based Solution
We describe an alternative LFSR based solution for candidate key generation in the DES cracker. This solution is based on the parallel sequence generation described in Section 3. The number of parallel search units n = 2 16 , while s = 56. Thus, τ = 2 40 − 1, τ = 2 40 , n 1 = 1 and n 2 = 2 16 − 1.
Choose an LFSR L such that p(x) is the primitive pentanomial x 56 + x 7 + x 4 + x 2 + 1 (as suggested by Wiener [13] ). Choose S 0 to be an arbitrary non-zero 56-bit value and compute the values T 0 , . . . , T n 2 −1 using the method of Section 3. The total number of 56 × 56 binary matrix multiplications required is at most 2 × s + 1 = 113. Additionally, one has to compute a total of 2 16 many multiplications of a 56-bit vector with a 56 × 56 binary matrix. Even with a straightforward software implementation, the entire computation can be completed within a few hours. The initial condition of the LFSR in the first search unit is set to S 0 , while the initial conditions for the LFSRs in the other search units are set to T 0 , T 1 , . . . , T n 2 −1 . Computing the initial conditions can be considered to be part of design stage activity.
In our design, each search unit of the DES cracker has its own implementation of L. This implementation requires n flip-flops and only four 2-input XOR gates. Each search unit now generates the candidate keys independently of the computer and also independently of each other. To obtain the next candidate key, it simply clocks its local LFSR once and uses the state of the LFSR as the candidate key. The first search unit does this for τ = 2 40 − 1 steps while the other search units do this for τ = 2 40 steps. This ensures that all non-zero keys are considered, with the all-zero key being considered separately.
Comparison to the Counter Based Solution
There are two ways in which the LFSR based solution improves over the counter based solution.
-There are 2 16 search units. In the counter based solution, each search unit sends an interrupt signal to the computer after completing an assigned key segment. Thus, the computer needs to handle a total of 2 24 interrupts from all the search units. In the LFSR based solution, candidate key generation is done solely by the search unit without any involvement from the computer. -In the counter method, each search unit requires a 32-bit adder for a total of 2 16 such adders.
In contrast, in the LFSR based solution, the circuitry for generating the next candidate key consists of only 4 XOR gates per search unit. Thus, the adders of the counter based method take up significantly more chip area which could be utilised otherwise. One could either build more parallel search units at the same cost, or build the same number of search units at a lesser cost.
The above two factors can lead to a substantial improvement in the price-performance ratio of the DES cracker.
General Exhaustive Search
The LFSR based candidate key generation algorithm described above for DES cracker can easily be generalized to generate candidate keys for exhaustive search on any cryptographic algorithm. We need to choose the appropriate value of s (for example, for AES, s = 128) and a suitable primitive polynomial of degree s over GF (2) . Now given n, the number of parallel search units, we can apply the method of Section 3 to obtain the initial conditions of the local LFSR implementations of all the search units. This in effect divides the entire key space into disjoint subspaces, with each search unit searching through its alotted subspace.
Application 2: TMTO Pre-Computation
In 1980, Hellman [6] described a chosen plaintext time/memory trade-off attack for block ciphers. For a fixed chosen plaintext msg, define the function f (k) = E k (msg), where E is the encryption function of a block cipher and k is an s-bit key. The function f maps keys to the ciphertexts. In the attack stage, a target cpr is provided which is an encryption of msg under an unknown key. The goal of the attack is to find the unknown key. More generally, TMTO can be considered to be a generic method for inverting a one-way function. This consists of two phases: pre-computation phase and online attack phase. A set of table(s) is constructed during the pre-computation phase. The tables store keys in an off-line phase. In the online phase, an image y = f (x) under an unknown key x is received. The goal is to find the unknown key x by making use of the precomputed tables. The main idea is to store only a part of the tables. This incurs a cost in the online phase and leads to a trade-off between the memory and time requirements. In the following, we describe the pre-computation of three TMTO methods. We will not propose any modification to the online phase and hence we do not discuss this phase. 
). Thus, each row is a chain of the form: Distinguished Point Method: Rivest improved Hellman's technique by incorporating the distinguished point (DP) property. We can define a DP property on the key space K as follows: A key k satisfies the DP property if its first p bits are zero. We choose a maximum chain length t. For each table, we randomly choose m distinct start points from the key space. For each start point, we generate a chain as usual until we reach a DP or until the length of the chain is t. If a DP is encountered in the chain, then we store the tuple (start point, DP point, length of the chain), otherwise the chain is discarded. The tables are sorted in the increasing order of the endpoints. If the same DP occurs in two different tuples, then the tuple with the maximum chain length will be stored.
Rainbow Method: In 2003, Oechslin [11] described a different construction method. In Oechslin's method, a single m × (t + 1) table covers N points in the following manner. This method uses t functions f 0 , . . . , f t−1 obtained from f by output modifications as in Hellman's method. The first column of the table is chosen to be a set of random points x 0,0 , . . . , x m−1,0 . The ith row of the table is formed as follows:
. Each such row is called a rainbow chain and the method is called the rainbow method. The set of pairs (x i,0 , x i,t ) is stored sorted on the second component.
Parallel Implementation
The pre-computation phase is essentially an exhaustive search which is required to be done only once. Practical implementations of TMTO attack will use parallel f -invocation units to perform the pre-computation. The problem that we consider is of generating the start points on chip. We show an LFSR based method for doing this. But before that, we consider the counter based method (and its disadvantage) proposed in the literature.
Counter Based Start Point Generation: Quisquater and Standaert [12] describe a generic architecture for the hardware implementation of Hellman + DP method. Nele Mentens et al [9] propose a hardware architecture for key search based on rainbow method. A global s-bit counter is used [9] as a start point generator which is connected to each of the processor. This approach has at least the following problems.
-In the analysis of success probability for TMTO, the start points are assumed to be randomly chosen. Using a counter to generate start points violates this assumption. -Using a global s-bit counter (adder) to generate start points for n processors has the following disadvantage. Some (or all) of the n processors may ask for a start point at the same time. Then there will be a delay since there is only one global counter to generate the start points. -On the other hand, using n counters will require n adders which can be quite expensive.
LFSR Based Start Point Generation:
To generate r tables with size m × t, we require a total of m × r many s-bit start points. Suppose we have n many processors P 1 , P 2 , . . . , P n available for the pre-computation phase. We may assume n|m, since both are usually powers of two and n < m.
We choose n distinct primitive polynomials p 1 (x), . . . , p n (x) and set-up a local start point generator (SPG) for processor P i as follows. The local SPG is an implementation of a maximal length LFSR L i with connection polynomial p i (x). The intial condition S i for L i is chosen randomly and loaded into L i during the set-up procedure. For preparing a single table all the n processors run in parallel. For each table m chains need to be computed. This is done by requiring each processor to compute m/n chains. The description of P i is as follows.
generate the chain with start point U i ; 4.
if the chain reaches an end point T i 5.
store (S i , T i ) into Tab i ; 6.
j ← j + 1; 7.
end if; 8.
The function next i () refers to clocking LFSR L i once. In this design, each processor P i has its own SPG as opposed to a global SPG for all the P i 's. This simplifies the design considerably while retaining the pseudo-random characteristic of start points. Further, as discussed earlier, implementing the LFSRs is significantly more cost effective and faster than implementing counters in hardware.
Application 3: Counter Mode of Operation
In 1979, Diffie and Hellman [4] introduced the counter mode (CTR mode) of operation for a block cipher. This mode actually turns a block cipher into an additive stream cipher. Let E k () be a 2s-bit block cipher. The pseudorandom sequence is produced as follows:
where nonce is an s-bit value and S 0 , S 1 , . . . is a sequence of s-bit values. The security requirements are the following.
1. The nonce is changed with each message such that the same (key,nonce) pair is never repeated. 2. The sequence S 0 , S 1 , S 2 , . . . is a non-repeating sequence.
Usual implementations define S i = bin s (i), where bin s (i) is the s-bit representation of the integer i. With this definition, the sequence S i can be implemented using a counter.
Hardware implementation of CTR mode can incorporate a high degree of parallel processing. The inherent parallelism is that each 2s-bit block of pseudorandom bits can be produced in parallel. Suppose we have n many processors P 0 , P 1 , . . . , P n−1 where each processor is capable of one block cipher encryption. Processor P i encrypts the values nonce||S i , nonce||S n+i , nonce||S 2n+i , . . .. If S i is defined to be bin s (i), then there are two ways of generating the sequence.
Single adder: With a single adder, the algorithm proceeds as follows. At the start of the jth round (j ≥ 1), the adder generates the values S n(j−1) , . . . , S nj−1 . Then all the processors operate in parallel and processor P i encrypts nonce||S n(j−1)+i . Problem: The single adder introduces delay which affects the overall performance of the parallel implementation. n adders: In this case, each P i has its own adder. Its local counter is initialized to S i and after each block cipher invocation, the adder adds n to the local counter. Problem: In this implementation, the cost of implementing n adders can take up chip area which is better utilised otherwise.
LFSR Based Solution
Note that the only restriction on the sequence S 0 , S 1 , . . . is that it is non-repeating. Thus, one can use a maximal length LFSR with a primitive connection polynomial to generate the sequence. Again there are two aproaches to the design both of which are better than the corresponding approach based on using adders.
Single LFSR: In this case, a single LFSR is used which is initialised with a non-zero s-bit value. For j ≥ 1, before the start of the jth round, the LFSR is clocked n times to produce the values S n(j−1) , . . . , S nj−1 . P i then encrypts nonce||S n(j−1)+i as before. Clocking the LFSR n times introduces a delay of only n clocks into the system. This is significantly less than the time required for n increments using an adder. n LFSRs: We can avoid the delay of n clocks by using n different implementations of the same LFSR initialised by suitable s-bit values to ensure that the sequences generated by the implementations are pairwise disjoint. The description of how this can be done is given in Section 3.
As discussed earlier, the cost of n separate implementations of the same LFSR scales linearly with the value of n and does not consume too much chip area.
Using the LFSR based method to generate the sequence S 0 , S 1 , . . . will lead to an improved priceperformance ratio compared to the counter based method. The design must specify the actual LFSR being used, and the required initial condition(s). Since there are many maximal length LFSRs to choose from, this provides additional flexibility to the designer.
Salsa20 Stream Cipher
Salsa20 [2] is an additive stream cipher which has been proposed as a candidate for the recent Ecrypt call for stream cipher primitives. The core design of Salsa20 consists of a hash function which is used in the counter mode to obtain a stream cipher. Denote by Salsa20 k () the Salsa20 hash function. Then the pseudorandom stream is defined as follows.
where v is a 64-bit nonce and S i = bin 64 (i). For hardware implementation, we can possibly generate the sequence S 0 , S 1 , . . . using an LFSR as described above. This defines a variant of the Salsa20 stream cipher algorithm. We believe that this modification does not diminish the security of Salsa20.
Discussion
For certain algorithms replacing counters by LFSRs will not provide substantial improvements. For example, hardware implementation of Salsa20 k () will require an adder since addition operation is required by the Salsa20 algorithm itself. Hence, avoiding the adder for generating the sequence S 0 , S 1 , S 2 , . . . might not provide substantial improvements. On the other hand, let us consider AES. No adder is required for hardware implementation of AES. Hence, using LFSR(s) to produce the sequence S 0 , S 1 , S 2 , . . . will ensure that no adder is required for hardware implementation of the counter mode of operation. In this case, the benefits of using LFSRs will be more pronounced.
Conclusion
In this paper, we have shown that it is more efficient to use LFSRs instead of counters to generate sequences for use in hardware implementation of certain cryptologic algorithms. Two of the algorithms are cryptanalytic generic search algorithms, while the third algorithm is the counter mode of operation of a block cipher. Since LFSR based counter mode of operation is more efficient than conventional counter mode of operation, future designs of cryptographic co-processors should incorporate the facility of LFSR sequence generation.
